

AMENDMENTS

Please amend the above-referenced application as follows:

IN THE TITLE:

Substitute the following clean-copy text for the pending title of the application.

X
IDENTIFYING EXECUTION READY INSTRUCTIONS AND
ALLOCATING PORTS ASSOCIATED WITH EXECUTION RESOURCES
IN AN OUT-OF-ORDER PROCESSOR

IN THE CLAIMS:

Substitute the following clean-copy text for the pending claims of the same number. Appendix A contains a marked up version of the originally submitted claims.

Sub C1

1. (Amended) A method for finding a predefined plurality of instructions,
2 if available, that are ready to be executed and that reside in an instruction reordering
3 mechanism of a processor that can launch execution of instructions out of order via a
4 predefined number of ports, comprising the steps of:
5 (a) providing said instruction reordering mechanism having a plurality of said
6 instructions, each said instruction having a respective logic element for causing and
7 preventing launching, when appropriate, of said instruction; and
8 (b) propagating a set of signals successively during a launch cycle through said
9 logic elements of said instruction reordering mechanism that causes said logic elements to
10 track which of the predefined plurality of said instructions are launched and causes the
11 selection of no more than said predefined number of ports during said launch cycle.

Sub C1

13. (Amended) A system for finding a predefined plurality of instructions,
1 if available, that are ready to be executed in a processor that can launch execution of
2 instructions out of order, comprising:
3 (a) an instruction reordering mechanism for temporarily storing a plurality of said
4 instructions; and
5 (b) a plurality of logic elements associated with said instruction reordering
6 mechanism and associated respectively with each of said instructions in said instruction
7 reordering mechanism for causing and preventing launching, when appropriate, of
8 respective instructions, said logic elements configured to propagate a plurality of signals
9 monotonically through said logic elements that causes said logic elements to select said
10 predefined plurality of said instructions for launching and to de-select any remaining
11 instructions.
12

Sub C1

23. (Amended) A system for finding a predefined plurality of instructions,
1 if available, that are ready to be executed and that reside in a queue of a processor that
2 can launch execution of instructions out of order, comprising:
3
4 (a) queue means for storing a plurality of said instructions, said queue means
5 having a plurality of launch logic means for causing and preventing launching, when
6 appropriate, of a respective instruction; and
7
8 (b) logic means associated with said queue, said logic means for propagating
9 during a launch cycle a set of signals monotonically to successive launch logic means to
10 indicate both when and which of one or more ports of one or more execution resources
are available for each said instruction and when none of said ports are available.